Two-dimensional (2D) transition metal dichalcogenides (TMDs)-based van der Waals (vdW) PN junctions have been used for heterojunction diodes, which basically utilize out-of-plane current across the junction interface. In fact, the same vdW PN junction structure can be utilized for another important device application, junction field effect transistors (JFETs), where in-plane current is possible along with 2D-2D heterojunction interface. Moreover, the 2D TMD-based JFET can use both p-and n-channel for low voltage operation, which might be its unique feature. Here we report vdW JFETs as an in-plane current device with heterojunction between semiconducting p-and n-TMDs. Since this vdW JFET would have low-density traps at the vdW interface unlike 2D TMDbased metal insulator semiconductor field effect transistors (MISFETs), little hysteresis of 0.0-0.1 V and best subthreshold swing of 100 mV/dec were achieved. Easy saturation was observed either from n-channel or p-channel JFET as another advantage over 2D MISFETs, exhibiting early pinch-off at~1 V. Operational gate voltage for threshold was near 0 V and our highest mobility reaches tõ >500 cm 2 /V·s for n-channel JFET with MoS 2 channel. For 1 V JFET operation, our best ON/OFF current ratio was observed to bẽ 10 4 .
INTRODUCTION

Two-dimensional (2D) transition metal dichalcogenides (TMDs)
have been extensively studied in both aspects of materials and devices for the past decade, since those are regarded to have great potentials for future nanoelectronics. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] Main focus has been on 2D TMD semiconductor devices, which are probably the most important for existing or future technologies. 3, [8] [9] [10] [11] [12] Many of metal insulator semiconductor field effect transistors (MISFETs) using 2D TMD channels have thus been reported, 8, 10, [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] along with their use for complementary metal-oxide-semiconductor transistor inverters. [23] [24] [25] [26] [27] [28] Heterojunction 2D TMD p-n (PN) diodes with van der Waals (vdW) interface have also received much attention from researchers. [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] These vdW PN junction interfaces basically experience out-of-plane or vertical current across the junction during device operation. In fact, the same vdW PN junction structure can be utilized for another important device application, junction field effect transistors (JFETs), where in-plane current is possible along with 2D-2D heterojunction interface. However, the vdW JFET application seems not reported yet, although some possibilities have just been casted in black phosphorous/ZnO nanowire junction systems. 45 In the present work, we have fabricated vdW JFETs as an inplane current device with heterojunction between semiconducting p-MoTe 2 (or p-WSe 2 ) and n-MoS 2 TMDs. Since this vdW JFET would have low-density traps at the heterojunction interface when p-type material plays as a gate for n-channel and vice versa, little hysteresis of 0.05-0.1 V and good subthreshold swing (SS) of 100 mV/dec were achieved. In addition, vdW JFET always exhibited easy saturation at a low drain voltage of~1 V and reproducibly showed low operational gate voltages for threshold near 0 V (+0.2 V for p-JFET and −0.2 V for n-JFET). Abovementioned properties have rarely been realized all together from general vdW 2D MISFETs. 20, 22 The highest mobility reaches tõ >500 cm 2 /V·s for n-channel JFET with MoS 2 channel while pchannel JFET with MoTe 2 appears much lower by more than an order of magnitude (~13 cm 2 /V·s). These values are comparable or approaches to previous results from 2D FETs. 12, 25, 46 For our lowvoltage JFET devices, ON/OFF current ratios were observed to bẽ >10 4 . The operation of both channel JFETs with ultrathin vdW 2D TMDs is regarded unique and different from that of general threedimensional (3D) JFETs and MISFETs, and in principle two opposite (p and n) channels can be used as gate for each other. We again confirmed the principle through another p-TMD/n-TMD JFET (pWSe 2 /n-MoS 2 junction). Figure 1a displays an optical microscopic (OM) image of our pMoTe 2 /n-MoS 2 channel JFET device fabricated on 285-nm-thick SiO 2 /p-Si wafer. Pt and Au are used as source/drain ohmic electrodes, respectively, for MoTe 2 and MoS 2 channel. As shown in a 3D schematic device view in Fig. 1c , hexagonal 2H-MoS 2 channel overlies on 2H-MoTe 2 when the two channels cross each other. The two semiconducting TMDs are simultaneously and clearly identified by micro Raman spectroscopy as shown in Fig. 1b , for which a central spot of the overlapped region is probed (see the red spot in Fig. 1a ). Since the p-and n-channel materials are crossing, four different PN diodes are possibly formed using Pt and Au electrode and such diode behavior was confirmed (see supporting information in Figure S1 ). In addition, from the same structure, p-and n-type MISFET behavior was also confirmed along with large hysteresis in the transfer curve characteristics ( Figure S2a) .
RESULTS AND DISCUSSION
Following the OM for the JFET structure (Figs. 1a and 2a inset), atomic force microscopy (AFM; Fig. 2a, b ) and scanning kelvin probe microscopy (SKPM, Fig. 2c ) were conducted probing a rectangular region of the same device, which contains four respective surfaces as shown in Fig. 2a 47, 48 and also because of some electron charge transfer between the two TMDs. Based on SKPM data, we could expect and construct the band diagrams of MoTe 2 /MoS 2 PN junction, MoS 2 n-channel, and MoTe 2 p-channel as seen in Fig.  2d -f, respectively. The PN junction should contain~0.3 nm vdW gap between MoTe 2 and MoS 2 . Without gate bias, channel has almost no energy barrier but built-in potential energy (qΦ i = 0.02 eV for n-channel). When a reverse bias is applied to the p-type gate of n-channel, the MoS 2 channel should have energy barrier at the p-gated (overlapped) region (Fig. 2e) , where the Fermi energy becomes located in the middle of the band gap indicating charge carrier depletion (for OFF state). Similarly, the MoTe 2 channel has the energy barrier at the n-gate region (Fig. 2f ) under a reverse bias applied on p-channel. Without drain bias voltage, the band diagram with the barrier must be symmetric; however, it should become asymmetric under drain bias.
As expected from the in-plane direction band diagram ( Fig. 3c shows a conducting channel under small V DS for linear regime I D . As V DS increases toward more positive voltage, drain side experiences reverse bias with respect to the p-gate and asymmetric channel depletion (crosshatched area) takes place while source side maintains forward bias and channel opening. As V DS increases further, the n-channel reaches to pinch-off state (ii) and even channel length (L) modulation (iii). Such channel length modulation causes shorter length (L′) and elevated current (deviated from saturation; early effect). This channel modulation was quite general in our JFET devices as observed from another JFET (supporting information Figure S3a ). forward bias-induced leakage that originates from the PN junction between n-MoS 2 and p-MoTe 2 .
The saturation mobility of our JFET is also extracted from the same figure. Threshold voltage and peak saturation mobility appear to be −0.2 V and 500-600 cm 2 /V·s, respectively, according to Fig. 3e , f. The saturation mobility was driven from the following Eq. (1), which needs the information on carrier concentration, N d , and transconductance, g m , in MoS 2 n-channel. We extract g m plots from transfer curves as a function of V GS in Fig. 3e .
So the mobility can be calculated as follows,
where N d is carrier density as number per cm 3 ; q is an electronic charge; and t, W, and L are the thickness, width, and length of the channel, respectively. Linear mobility can also be extracted out of the output characteristics at different V GS in Fig. 3d , using the following simple Eq. (3) at small V DS .
The maximum linear mobility appears quite comparable to that of saturation regime.
For both estimations of saturation and linear mobilities, N d value would be the most important information. In order to obtain N d value at room temperature, we have actually attempted fourpoint van der Pauw Hall measurements with Au-contacting 16-nm-thin MoS 2 and Pt-contacting 7-nm-thin MoTe 2 . Figure 4a All of our JFET devices displayed only a little hysteresis unlike MISFET ( Figure S2a ) because of small density charge traps at the vdW PN junction interface. Mobility plots in Fig. 3f and transfer curves of Figure S2b exhibit a small hysteresis of 0.05-0.1 V whether the device is n-or p-channel JFET (which is actually a single device working with both channels). Figure 5a shows our third JFET with p-channel, and in fact, this JFET has similar channel thickness of~10 nm, which is comparable to that of n-channel JFET in Fig. 3a . Output curve characteristics in Fig. 5d show the three I D regimes: linear (i), pinch-off (ii), and saturation (iii). At first glance, the p-channel I D output curves are comparable to those of n-channel ones in Fig. 3d ; however, it is recognized on detail observation that pinch-off stage appears slower in MoTe 2 pchannel; saturation voltages (V SAT = −1.5 V for V GS = −1 V) of pchannel are larger than those of MoS 2 n-channel (V SAT =~0.8 V for V GS = 1 V). It is related to the hole carrier density of p-channel, which is an order of magnitude larger than that of n-channel; the charge depletion of p-channel is more difficult under the same V GD (V GS −V DS ) than that of n-channel. Figure 5b , c present schematic 3D and cross-section views of the p-channel JFET. As shown in Fig. 5c , under a positive V GD MoS 2 gate (reverse bias) is more readily depleted than MoTe 2 p-channel, which needs further V DS for reaching to pinch-off. In Fig. 5e , our p-channel JFET shows an order of magnitude lower I D than that of n-channel one, along with inferior SS (200 mV/dec) and ON/OFF I D ratio (5 × 10 3 ) to those of n-channel device. Difficult channel depletion or channel closing might be closely related to such inferiorities. According to Fig. 5f , the saturation (13-14 cm 2 /V·s as the peak mobility) and 49,50 Besides, we could also suspect the many traps at the MoTe 2 channel/SiO 2 interface as another reason of such low mobility in respect of device geometry.
As our final device, p-WSe 2 /n-MoS 2 JFET was fabricated on purpose to confirm that any p-TMD/n-TMD JFET generally works in principle; p-TMD works as gate for n-TMD channel while n-TMD does as gate for p-TMD channel. Figure 6a , b, respectively, show the OM and schematic 3D view of the JFET, where Au contact was used in common for both p-WSe 2 and n-MoS 2 channel FETs. Figure 6c displays Raman spectra from both flakes as obtained at once by probing the overlaid position (red dot in Fig. 6a ). According to output curve characteristics of Fig. 6d , p-and nchannel JFETs operate well again, although the contact resistance between Au and p-WSe 2 appears serious. Owing to such shortcoming in contact resistance, p-WSe 2 JFET shows its inferior I-V characteristics with a few nA of ON state, and the inferior conductance of p-channel WSe 2 results in its insufficient gating for n-MoS 2 JFET. Hence, n-MoS 2 JFET in p-WSe 2 /n-MoS 2 system displays an order of magnitude lower ON state I D than that of pMoTe 2 /n-MoS 2 JFET case, as seen in the output and transfer characteristics of Fig. 6d , e. However, this demonstration of pWSe 2 /n-MoS 2 JFET device still supports that any p-TMD/n-TMD JFET generally works in principle using both channels. (Figure S4 shows AFM thickness profile of p-WSe 2 and n-MoS 2 flakes in JFET.)
In summary, we have fabricated vdW JFETs as an in-plane current device with heterojunction between semiconducting pMoTe 2 and n-MoS 2 TMDs. Since this vdW JFET would have lowdensity traps at the vdW interface when p-type material plays as a gate for n-channel and vice versa, little hysteresis of 0.05-0.1 V and good SS of~100 mV/dec were achieved. Easy saturation was observed as another advantage over 2D MISFETs, exhibiting early pinch-off at~1 V. Operational gate voltage for threshold was near 0 V and the highest mobility reaches to~>500 cm 2 /V·s for nchannel JFET with MoS 2 channel while p-channel JFET with MoTe 2 appears much lower by more than an order of magnitude (~13 cm 2 /V·s). For 1 V JFET operation, our highest ON/OFF current ratio was observed to be~10 4 . The operation of both channel JFETs with ultrathin vdW 2D TMDs is regarded unique and different from that of general 3D JFETs and MISFETs in the principle that two opposite (p-and n-) channels can be used as gate for each other. We again confirmed the principle through another p-TMD/n-TMD JFET (p-WSe 2 /n-MoS 2 junction). We thus conclude that our 2D-like ultrathin channel JFET is fresh enough in its operating principle, structure, and fabrication simplicity to influence the future of 2D semiconductor-based nanoelectronics.
METHODS
Device fabrication
SiO 2 /p-Si wafer (285-nm thick) was chosen as JFET device substrate. The substrates were cleaned in acetone and methyl alcohol by ultrasonicator. For p-MoTe 2 /n-MoS 2 JFETs, α-MoTe 2 nanosheet (mechanically exfoliated from bulk crystals using polydimethylsiloxane) was transferred onto the substrate. Fifty-nm (Pt) ohmic electrodes for MoTe 2 were patterned by photolithography process and deposited by direct current (DC) magnetron sputtering system. In the next step, MoS 2 nanoflake was transferred onto the MoTe 2 flake forming vdW junction. Fifty-nm (Au) ohmic electrodes for MoS 2 were also patterned in the same way. For p-WSe 2 /n-MoS 2 JFETs, WSe 2 nanosheet was transferred onto the substrate and then MoS 2 nanoflake was crossed over contacting WSe 2 flake. Au ohmic electrodes for both WSe 2 and MoS 2 were patterned by photolithography process and DC magnetron sputter deposition.
Characterization
All nanoflakes were measured for thickness information with AFM (Nanowizard I, JPK Instrument). SKPM measurements were performed using Park Systems XE7 with non-contact mode. In SKPM imaging, we applied an alternating current (AC) bias voltage of 1.5 V with a frequency of 17 kHz to Au-coated tip (PPP-NCSTAu, nanosensors). Device electrical characteristics (I-V curve of diodes and transfer and output characteristics of transistors) were performed in the dark at room temperature using a semiconductor parameter analyzer (HP4155C, Agilent Technologies). The Hall measurement for carrier density estimation of MoS 2 and MoTe 2 nanoflakes on SiO 2 /p + -Si substrate were conducted by applying an AC current of 0.4 Hz and 0.1 mA as input signal frequency and amplitude, respectively, under the magnetic field (H) sweep from −9 to 9 T using physical property measurement system.
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